# Effective Synchronization on Linux/NUMA Systems

by Christoph Lameter

Revision: May 20<sup>th</sup>, 2005 © 2005 Silicon Graphics, Inc. All rights reserved. This presentation and the corresponding paper may be found at http://oss.sgi.com/projects/page\_fault\_performance/gelato

Effective locking is necessary for satisfactory performance on large Itanium based NUMA systems. Synchronization of parallel executing streams on NUMA machines is currently realized in the Linux kernel through a variety of mechanisms which include atomic operations, locking and ordering of memory accesses. Various synchronization methods may also be combined in order to increase performance.

### Introduction

- Limits on processor clock rate
  - Future: Multi-Core and NUMA everywhere
  - Parallelism Itanium / Multi-Core
- Synchronization Methods
  - Critical Component for concurrency
  - Determines viable hardware scaling
- Outline
  - Existing synchronization on Linux / Itanium
  - Reasons for issues with lock contention arises
  - Hierachical Backoff Locks on large NUMA systems.

# **Basic Atomicity**

- NUMA Multiprocessor Systems
  - NUMA interconnect
  - Hardware consistency protocol
- Node
  - Processor/ Memory
- Cache Line
- MESI type
  - Coherent view of mem
    - ory
  - In Hardware



#### **Cache Lines**

- Modes of Cachelines
  - Shared
  - Exclusive
- Cache Lines
  - Efficiency
  - Optimization
  - Bouncing
- Special Operations

   Read Modify Write



#### **Atomic Loads and Stores**



- 64 bit atomic operations
  - Alignment issues
- RCU functions in the Linux kernel
- A lockless insertion of a list element

### **Barriers and Acquire/Release**

- Itanium Memory accesses
  - Unordered by nature
  - Necessity of ordering memory accesses
  - Memory Fence
  - Instructions with acquire / release semantics
  - Write and Read barriers
- Semaphore instructions
  - Necessity
  - Efficiency vs. atomic loads / stores

# Linux RCU Lockless List Manipulation

- In include/linux/list.h
  - list\_add\_rcu(struct
     list\_head \*new, \*head)
  - list\_del\_rcu(struct
     list\_head \*entry)
  - list\_for\_each\_entry\_rcu(..)
- Single writer/ multiple readers
  - Deferral of freeing objects
    - rcu\_read\_lock
    - rcu\_read\_unlock

void \_\_list\_add\_rcu(struct list\_head \* new, struct list\_head \* prev, struct list\_head \* next)

new->next = next; new->prev = prev; smp\_wmb(); next->prev = new; prev->next = new;

void list\_add\_rcu(struct list\_head \*new, struct list\_head \*head)

\_\_list\_add\_rcu(new, head, head->next);

 Write exclusive requires a regular lock

# Itanium Semaphore Instructions

- Read Modify Write cycles
  - exclusive cacheline
  - Non-speculative
  - Pipeline stalls
  - Acquire or release semantics
- Single processor effects a certain state change
  - Compare and Exchange
  - Fetch and add
  - Exchange

CMPXCHG FETCHADD XCHG

# **The Spinlock Implementation**



- Protected Data
- Critical Sections
- Locking
- Unlocking
- Exclusive Cache line use vs. Shared Cache line
- Bouncing Cachelines
- Spinlocks under contention

# **Spinlock Examples**

- Spinlock Functions
- Sample Use

spin\_lock(spinlock\_t \*lock);
spin\_unlock(spinlock\_t \*lock);

spin\_lock(&mmlist\_lock); list\_add(&dst\_mm->mmlist, &src\_mm->mmlist); spin\_unlock(&mmlist\_lock);

#### **Time in the Page Fault Handler**



### **Reader/Writer Spinlocks**



### **Sequence locks**



# Atomic Variables and Usage Counters

- Use of "atomic\_t"
- Explicit use of memory barriers
- Usage counters and atomic\_dec\_and\_test
- Risk of cache line bouncing due to counter increments and decrements

- Effort
  - High
    - Increment
    - Decrement
    - Add
  - Low
    - Assignment
    - Store
    - Loads
  - Very high
    - Bit Operations

# Example of atomic\_dec\_and\_test

```
/*
* Decrement the use count and release all resources for an mm.
*/
void mmput(struct mm struct *mm)
{
    if (atomic_dec and test(&mm->mm users)) {
         exit aio(mm);
         exit mmap(mm);
         if (!list empty(&mm->mmlist)) {
             spin lock(&mmlist lock);
             list del(&mm->mmlist);
             spin unlock(&mmlist lock);
         }
         put swap token(mm);
         mmdrop(mm);
    }
```

SYMBOL GPL(mmput);

# Per CPU "Atomicity"

- Guaranteed if one processor is accessing variables reserved for its own use.
- Disabling interrupts, preemption to guaranteed non interference by interrupts or the process being moved to another processor.
- Splitting of counters per cpu to avoid atomic operations
- Counter coherency issues

# **Combining Techniques**

- Earlier example of rcu locks and spinlocks
- Page Fault Patches
  - Page table spinlock
  - Mmap\_sem
  - Limited atomic operations
- Redefining a spinlock
   Do not modify only populate
- Severity of changing lock semantics



# **Other Locking Approaches**

- Backoff Algorithms
  - Obvious choice
  - Simple Backoff
  - Ethernet style exponential backoff
- Queue locks
  - Access ordering
  - Slow typical combined with simple spinlock
  - Fairness addressed
  - MCS
    - John Stultz MCS Queue implementation for Linux
- Locking based on Hardware features
  - Bypass cache coherency protocol

### **Hierarchical BackOff Locks**

#### • HBO

- NUMA aware backoff
- Limit off node contention
- Starvation and Anger Levels
- Disadvantages
  - Additional load operation
  - Complexity of contention handling



### **HBO Details**



- Contention handling
  - Backoff
    - On node -> 4 microsecond backoff
    - Off node -> 7 microseconds
    - 50% backoff increase on failure
  - Off node
    - Set blockaddress
  - Anger Level
    - After 50 retries set remote blockaddress